

Realizing the Potential of Silicon Carbide for Power Electronics

Sponsored by Fiven

The logo for FIVEN, featuring the word "FIVEN" in a bold, sans-serif font. The letter "V" is stylized with a blue and grey diagonal graphic element.

Silicon Carbide

Panelists


Moderator:

Rosario Gerhardt
Professor
Georgia Institute of Technology

Panelists:

Wei Fan
Director of Global Ceramics Technology
Momentive Technologies

Robert Rhoades
President & CTO
X-trinSiC




SiC Market – Semiconductor Applications

- Explosive growth in EV, 5G and power devices for energy efficient systems
- Power Devices (MOSFETs & diodes)
- EV - Power inverters for drive train and supercharging stations
 - Provides >20% increase in range from same batteries
 - Enables higher voltage & power for 3x faster charging
- 5G communications




4H N-type



SiC requires advanced equipment and process expertise

- Extremely hard and chemically inert
- Long process times for nearly every process (saw, grind, polish)
- Previous experience with Si or III-V materials does not transfer easily
- Material properties force adaptation of equipment & process methods




SiC Substrate Demand by Year
(Yole Report 2021)

Why Use SiC?

Compared to traditional silicon


- >50% Improved **Efficiency**
- 15x Higher **Breakdown Voltage**
- >65% Higher **Power Density**
- 2-3x Faster **Switching Speeds**
- Modules are **Smaller and Lighter**
- 3x Better **Heat Dissipation**
- Higher **Temperature Tolerance**
(less cooling required)




Source: Digikey (web site)




Source: ROHM EV racing team (web site)




Process Sequence for SiC Wafering



CERAMICS IN WIDE-BANDGAP SEMICONDUCTOR PROCESSING





SiC Wafers - Target Specifications

PARAMETER	UNITS	100mm Wafers	150mm Wafers	200mm Wafers
Thickness	μm	325-550	325-550	450-550
THK Variation	μm	<u>±</u> 5	<u>±</u> 5	<u>±</u> 5
TTV	μm	<3	<5	<5
Bow Degradation*	μm	<10	<15	<20
Warp Degradation*	μm	<10	<15	<20
Surface Ra**	nm	<0.3 (Si-face)	<0.3 (Si-face)	<0.3 (Si-face)
Defects (LPD's)	#	<100	<150	<200
5x5 LTV Yield***	%	90%	90%	85%

* Wafer shape depends on more than grind and polish. It is a strong function of internal stresses and factors related to crystal growth.

** As measured by white light interferometer over a 250x350μm area. This is also somewhat dependent on material quality. Polytype inclusions, low angle grain boundaries, and micropipes may increase the Ra measurement.

***Note: Material quality will impact this. Polytype inclusions, micropipes, or doping bands will negatively impact this measurement.